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Silicon-based complementary metal-oxidesemiconductor ͑CMOS͒ devices with traditional structures are approaching fundamental physical limits. Researchers are looking for ways to continue the trend of scaling by using alternative materials and structures that could outperform Sibased CMOS. GaAs is of great interest as an alternative channel material due to its high electron mobility, high saturation velocity, and high bandgap. Although many publications exist in the literature, complete understanding of GaAs metal-oxide-semiconductor ͑MOS͒ structures is still limited due to the lack of low-defective, thermodynamically stable dielectrics on GaAs.
1 Using atomic-layer-deposition ͑ALD͒ technology, we have successfully integrated ALD high-k dielectrics on III-V compound semiconductors and have demonstrated some high-performance MOS devices.
2-4 ALD high-k / GaAs MOS structures enables us to explore the inversion characteristics and the semiconductor capacitance effect, which have often been hindered in previous C-V studies due to the inferior interface quality or thick oxide.
The major objective of GaAs MOS device research is to realize high-performance enhancement-mode surface channel devices with scalable gate dielectrics. [5] [6] [7] [8] [9] The lowfrequency ͑LF͒ or quasistatic ͑QS͒ C-V curve is useful to analyze the properties of GaAs MOS structures, such as interface trap density, inversion charge, etc. However, it is difficult to observe LF or QS C-V on GaAs MOS device under normal conditions ͑room temperature and in dark͒. According to the Shockley-Read-Hall statistics and the low intrinsic carrier concentration ͑n i ͒ of GaAs ͑n i =10 6 / cm 3 ͒, the expected ac frequency to observe LF C-V in dark and at room temperature is very low ͑ϳ0.002 Hz͒. 10 For QS C-V, the required gate leakage current should be much less than the displacement current. This condition is hard to fulfill for high-k dielectrics that are only a few nanometers thick. Three alternative approaches 11 to study LF C-V on GaAs are ͑i͒ inversion-type MOS field-effect transistors with implanted source and drain, where minority carriers can be injected into the surface channel; ͑ii͒ elevated temperature to increase the generation-recombination rates of minority carriers in GaAs; and ͑iii͒ photoillumination to increase the minority carrier concentration. However, for a conventional, few hundreds of nanometer thick metal gate ͑i.e., Ni/ Au or Ti/ Au on GaAs͒, the gate is opaque to the light. Under photoillumination, only the edge and a small area within a diffusion length can be illuminated by photons. The large central area, typically tens to hundreds of microns, remains in the dark. In most of cases, no LF C-V is observed on GaAs even under illumination measured at 1 KHz-1 MHz. 12 In this letter, we report on using transparent conducting indium tin oxide ͑ITO͒ as metal gate for GaAs MOS structure and demonstrate clear LF C-V under photoillumination at room temperature and at conventional measurement frequencies. By studying QS C-V in dark, the semiconductor capacitance effect on GaAs MOS devices has also been observed and insightfully discussed.
MOS capacitors were fabricated on a 2 in. C-V hysteresis loops of an ITO gate MOS device are shown in Fig. 1͑a͒ . This device has a dielectric layer of 4 nm Al 2 O 3 on p-type GaAs substrate. As shown in the figure, the C-V loop still shows high frequency C-V characteristic in the dark. However, as light is shone on the device by controlling the input current of the power supply thus light intensity of the microscope lamp, the electron inversion side capacitance increases. LF C-V characteristics can be clearly observed when the lamp is fully on. Although the hysteresis of the C-V loop in the dark is ϳ200 mV for this device, the LF C-V loops under photoillumination display negligible hysteresis. Photoillumination generates large number of electron-hole pairs in the depletion layer so that the minority concentration ͑electrons͒ in GaAs is significantly increased. The carrier generation time becomes much shorter also under photoillu-
The light-induced minority carrier concentration and its response time for thermal generation recombination could play more important roles on inversion feature than the interface trap density in the C-V measurement. The observed LF or inversion feature in C-V measurement is still not a very clear conclusive evidence for Fermi-level unpinning on GaAs. A good exercise is to integrate LF capacitance and obtain the s − V relationship, a method first developed by Berglund in 1966. 13 The surface potential change on GaAs in Fig. 1 can be calculated to be as large as 1.1 eV, which is comparable to the GaAs bandgap itself. Refined QS C-V measurements are also carried out on the similar GaAs MOS structures ͑not shown͒, where s of 1.2 eV is obtained.
14 This is the convincing experimental evidence that the Fermi level at ALD Al 2 O 3 / GaAs interface moves across nearly the whole bandgap of GaAs and it is not pinned at the midgap. The results on n-type GaAs MOS devices show similar characteristics that LF C-V is also easily observed under photoillumination. However, if comparing the inversion C-V characteristics on p-type substrate with that on n-type substrate, the hole accumulation on p-GaAs or hole inversion on n-GaAs always has higher capacitance value than the electron inversion on p-GaAs or electron accumulation on n-GaAs. This effect is even clearer in the QS C-V curves. 5 To further study the LF C-V characteristics in equilibrium situations, QS C-V measurements are carried out in dark. Figures 2͑a͒ and 2͑b͒ show the QS C-V on n-and p-type GaAs substrate, respectively, with 16 nm Al 2 O 3 as dielectric. From all the LF C-V characteristics presented, one can find that the capacitance value is carrier type dependent: hole shows higher capacitance value than electron. This is also confirmed by the self-consistent, Schroedinger-Poisson C-V simulations, as shown in Figs. 2͑c͒ and 20 / cm 3 in this work ͑Ref. 22͒, which is about three orders of magnitude larger than the doping concentration of GaAs. The effect of ITO depletion is not considered on the data analysis.
FIG. 2. ͓͑a͒ and ͑b͔͒ QS C-V characteristics on n-and p-type GaAs substrates. The thickness of oxide is 16 nm. All measurements are performed in dark with the delay time of 1 s and sweeping rate of ϳ20 mV/ s. The accumulation capacitance value in p-type GaAs is expected to be little larger than that in n-type GaAs ͑Ref. 20͒. ͓͑c͒ and ͑d͔͒ Effective mass simulation on n-and p-type GaAs substrates with different doping concentrations, ITO work function of 4.3 eV, and zero interface trap density.
of Figs. 2͑c͒ and 2͑d͒ to the measured results in Figs. 2͑a͒ and 2͑b͒ shows that the simulations are consistent with the experimentally observed higher hole accumulation/inversion layer capacitances as compared to that for electrons.
In a standard MOS capacitor, the oxide capacitance ͑C ox ͒ and the semiconductor capacitance ͑C s ͒ form a series combination which becomes the total capacitance of the gate 17 less attention is paid to C s of GaAs MOS due to the inferior interface quality or thick oxide. 5 However, C s would have significant effect on the C G on high-mobility III-V channel materials due to their smaller effective mass and lower density of states. 18, 19 The fact is that the effective mass of electrons is much smaller than that of holes in GaAs. This explains why measured C G has a smaller value at electron accumulation ͑inversion͒ side than the value obtained from hole inversion ͑accumulation͒ side. For a p-type GaAs substrate, measured accumulation capacitance value can be expressed by 1 / C m,acc =1/ C ox +1/ ͑C s,acc + C it,acc ͒, where C s,acc is the C s at hole accumulation and C it,acc is the capacitance induced by interface trap under accumulation. Similarly the measured inversion capacitance value can be expressed by 1 / C m,inv =1/ C ox +1/ ͑C s,inv + C it,inv ͒, where C s,inv is the C s at electron inversion, and C it,inv is the interface capacitance under inversion. C it,acc or C it,inv is not the dominant term in this work. Otherwise, there should be no pronounced capacitance lowering from C ox . The widely observed "Ndispersion" effect verifies that C it,acc Ͻ C it,inv in p-type GaAs, 20 which leads to 1 / C m,inv Ͼ 1 / C m,acc and it is a different trend from the experimental observation. All of these lead us to conclude that the difference between measured C m,acc and C m,inv is mainly due to the difference between electron and hole semiconductor capacitance. In summary, a transparent conducting material, ITO, has been used as the metal gate of GaAs MOS devices to allow light illumination homogeneously on the whole gate area. In this way, LF C-V curves can be easily observed at relatively high frequencies under photoillumination. Semiconductor capacitance effect on GaAs is identified and used to explain the measured capacitance difference between hole accumulation ͑inversion͒ and electron inversion ͑accumulation͒. Due to the low density of states in GaAs, small semiconductor capacitance starts to be seriously detrimental to the gate capacitance when effective oxide thickness of high-k dielectric scales down to 1 nm.
